跳到主要內容

發表文章

18 March 2019 TWL MTR crash report, from EMSD

Background The signalling system contractor Alstom-Thales DUAT Joint Venture (ATDJV) has been carrying out tests of the new signalling system during non-traffic hours at different sections of the Tsuen Wan Line by phases since late 2016. The ATDJV commenced full-line train tests in early 2018, and had subsequently completed the tests on site, which lasted for more than two years, in Feb 2019 On 16 Feb 2019, the MTRCL commenced a series of drills and exercises before putting the new signalling system into revenue service. Analysis According to our investigation findings, the cause of the incident was a programming error introduced during software rectification of the new signalling system at the design and development stage. This programming error caused a failure to re-create the data of the crossover track at the Central Station after switch-over from the primary zone controller (ZC) to the warm-standby tertiary ZC. Hence the Automatic Train Protection (ATP) system co...

18 March 2019 TWL MTR crash report, from MTR

Background The new signalling system of TWL developed by the contractor is divided into two control zones. In each control zone, it comprises three signalling zone controller computers, namely the Primary("A), Hot-standby("B"), and Warm-standby("C") computers. Computers A, B and C are of the same hardware and loaded with common software. They are configured to perform functions of Computer A, B and C through a hardware identity plug, which allows the common software to process dynamic data among the three computers correspondingly. Computer C only receives selected dynamic data from Computers A/B so as to avoid common mode failure. This configuration aims to improve system availability and service recovery through high resilience Computer C is housed at a different station which enhances system security through access control and diverse power supply. The Panel agrees the warm-standby arrangement is novel in contractor's signalling system app...

central banks buying gold in 2018

 Central banks invest in gold for many reasons. There are well known reasons such as - gold’s role as a safe haven asset and - an effective portfolio diversifier. But the survey results also reveal that there are other important reasons relevant to central banks, such as - gold’s ability to improve risk-adjusted returns and - its use as valuable collateral both of which were viewed as relevant by 71% of central banks.  moreover, - Low U.S. interest rates, - the Trump administration’s unpredictable combativeness and - insatiable appetite for debt, and - geopolitical tensions. These central bank buyers are predominantly from countries that stand in direct economic or political opposition to the U.S., and so are keen to move away from the U.S. dollar as a foreign reserve currency. are making gold look like a safer asset than U.S. debt instruments . A few more years of this, and it’s possible that more countries’ international reserves will be s...

gold's climb in 2011

While the "parabolic surge" in the price of gold over the last couple of months is concerning, Lloyd Thomas, professor of economics at Kansas State University, says the rise is also worrisome over a longer period of time. " Gold is considered a good hedge against inflation ," he said, "But the increase in gold price has far outpaced inflation, especially during the last decade." Most seasoned investors have some allocation to precious metals in their portfolios, most often gold. They believe that such an allocation protects them, as it is a hedge, or an insurance policy, against the proliferation of paper (fiat) money by the world's largest central banks. Fiat money is not backed by real physical assets.   He noted that inflation has only picked up 2.4% on an annual basis during the last 10 years, but the price of the yellow metal has climbed more than 21% a year during the same time period. Unless higher inflation -- to the tune o...

MicroLED

Samsung: the 146" TV, aka the Wall , showcased in CES2019 MicroLED shares a number of traits with OLED technology, making comparisons a little easier than LCD vs OLED debates. For starters, both have LED in their name, meaning that they’re both constructed from light emitting diodes. The two are “self-emitting” technologies, so each red, green, and blue sub-pixel produces its own light, unlike LCD, which requires a dedicated backlight.  architecture TFT vs OLED vs MicroLED Where microLED differs from OLED is in the makeup of the LED materials. The O in OLED stands for organic and refers to the organic materials used in light producing part of the pixel stack. MicroLED technology changes this to an inorganic Gallium Nitride (GaN) material, which is typically found in regular LED lighting. This switch also reduces the need for a polarizing and encapsulation layer, making panels thinner. As a result, MicroLED components are tiny, hence the na...

深圳建築材料地點

  深圳建材市場 田貝四路, 广东省深圳市罗湖区田贝四路123号 邮政编码: 518208 寶安北路, 广东省深圳市罗湖区笋岗宝安北路3019号 邮政编码: 518023 宝安翻身路 广东省深圳市宝安区翻身路 邮政编码: 518052 深圳福田區沙嘴路樂安居 广东省深圳市福田区沙嘴路与福强路交叉口处号 邮政编码: 518208 广东省深圳市福田区上沙村上沙街对面 邮政编码: 518208 福田區沙尾: 广东省深圳市福田区新洲金地四路121号栋 邮政编码: 518208 香蜜湖側的 價格較贵 edigest google map

zynq as MIPI CSI development platform

Zynq-7000 is the most integrated low cost one-chip-for-all solution at this moment, it can be used for interfacing with camera sensors. however, from Igor Gorokhov of Aldec: Although the Zynq-7000 devices are not fully electrically compatible with the MIPI D-PHY physical protocol used for CSI-2, those data lines can be accessed by Zynq using the LVDS I/O standard running in HS mode. Adam Taylor's blog , on using Micro Zed board: When we implement a MIPI CSI-2 solution in our FPGA, we will most often be using a D-PHY based solution. Even if a IP core is used for the higher levels of the protocol, the D-PHY is normally configured by the developer as that is where the line rate, clocking and pin out are defined. This D-PHY block is then connected to the MIPI IP Core. Depending upon if we are implementing the MIPI solution in a Zynq (or seven series FPGA) or a Zynq MPSoC (UltraScale+ FPGA), the physical elements of the D-PHY will be different. T...